



I. Recap

Transistor




Inverter




A	0	$\equiv \overline{A}$
1	0	
0	1	


Multiplication : AND gate (2)



A	B	O	\equiv	$A \cdot B$
1	1	1		
1	0	0		
0	1	0		
0	0	0		


Output









A	B	O
1	1	0
1	0	1
0	1	1
0	0	1


This is referred to as the NAND




II Addition

A	B	"A + B"
1	1	1
1	0	1
0	1	1
0	0	0






A	B	O	NOR
1	1	0	
1	0	0	
0	1	0	
0	0	1	




A	B	O	OR
1	1	1	
1	0	1	
0	1	1	
0	0	0	



OR
gate
✓



NOR
gate
✓



6



A	B	\bar{B}	$C = A \cdot \bar{B}$	\bar{A}	$D = \bar{A} \cdot B$	O
1	1	0	0	0	0	0
1	0	1	1	0	0	1
0	1	0	0	1	1	1
0	0	1	0	1	0	0

A	B	$A\bar{B} + \bar{A}B$	$OR \equiv A + B$
1	1	0	1
1	0	1	1
0	1	1	1
0	0	0	0



Exclusive OR

inclusive OR


XOR

$A \oplus B$

$A + B$




NOT



\bar{A} or $\neg A$

Input	Output
A	Q
1	0
0	1


OR



$A+B$ or $A \vee B$

Input 1	Input 2	Output
A	B	Q
1	1	1
1	0	1
0	1	1
0	0	0

AND



$A \cdot B$ or $A \wedge B$

Input 1	Input 2	Output
A	B	Q
1	1	1
1	0	0
0	1	0
0	0	0

XOR



$A \oplus B$

Input 1	Input 2	Output
A	B	Q
1	1	0
1	0	1
0	1	1
0	0	0

NOR



$\overline{A+B}$ or $\overline{A \vee B}$

Input 1	Input 2	Output
A	B	Q
1	1	0
1	0	0
0	1	0
0	0	1


NAND



$\overline{A \cdot B}$ or $\overline{A \wedge B}$

Input 1	Input 2	Output
A	B	Q
1	1	0
1	0	1
0	1	1
0	0	1

XNOR



$\overline{A \oplus B}$

Input 1	Input 2	Output
A	B	Q
1	1	1
1	0	0
0	1	0
0	0	1

