


Computing: 1/24/25
Logic gates

①


I) Transistor



Transistor

| Base | Probe |
|-------------|-------------|
| \emptyset | 1 |
| 1 | \emptyset |


inverter



| Base 1 | Base 2 | Probe |
|--------|--------|-------|
| 1 | 1 | 1 |
| 1 | 0 | 0 |
| 0 | 1 | 0 |
| 0 | 0 | 0 |

3) or

④



| A | B | Q |
|---|---|---|
| 1 | 1 | 1 |
| 1 | 0 | 1 |
| 0 | 1 | 1 |
| 0 | 0 | 0 |

Notation : $Q = A + B$


or

$A \vee B$

or

$A \text{ or } B$

4) XOR




| A | B | Q |
|---|---|---|
| 1 | 1 | 0 |
| 1 | 0 | 1 |
| 0 | 1 | 1 |
| 0 | 0 | 0 |

II Applications

1) Inverter

"Official representation"




| A | Q |
|---|---|
| 1 | 0 |
| 0 | 1 |

Notation: $Q = \overline{A}$

or $\neg A$

or not A

2) Multiplication (AND)



| A | B | Q |
|---|---|---|
| 1 | 1 | 1 |
| 1 | 0 | 0 |
| 0 | 1 | 0 |
| 0 | 0 | 0 |

Notation: $Q = A \cdot B$

or $A \wedge B$

or A and B


Building XOR

5

Consider 2 inputs A and B

$$Q = A \cdot \overline{B} + \overline{A} \cdot B$$


$$A \oplus B = A \cdot \overline{B} + \overline{A} \cdot B$$



| A | B | \overline{A} | \overline{B} | C | D | Q |
|---|---|----------------|----------------|---|---|---|
| 1 | 1 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 | 0 | 1 | 1 |
| 0 | 1 | 1 | 0 | 1 | 0 | 1 |
| 0 | 0 | 1 | 1 | 0 | 0 | 0 |

XOR
↑


NOT



\bar{A} or $\neg A$

| Input | Output |
|-------|--------|
| A | Q |
| 1 | 0 |
| 0 | 1 |


OR



$A+B$ or $A \vee B$

| Input 1 | Input 2 | Output |
|---------|---------|--------|
| A | B | Q |
| 1 | 1 | 1 |
| 1 | 0 | 1 |
| 0 | 1 | 1 |
| 0 | 0 | 0 |

AND



$A \cdot B$ or $A \wedge B$

| Input 1 | Input 2 | Output |
|---------|---------|--------|
| A | B | Q |
| 1 | 1 | 1 |
| 1 | 0 | 0 |
| 0 | 1 | 0 |
| 0 | 0 | 0 |


XOR



$A \oplus B$

| Input 1 | Input 2 | Output |
|---------|---------|--------|
| A | B | Q |
| 1 | 1 | 0 |
| 1 | 0 | 1 |
| 0 | 1 | 1 |
| 0 | 0 | 0 |

NOR



$\overline{A+B}$ or $\overline{A \vee B}$

| Input 1 | Input 2 | Output |
|---------|---------|--------|
| A | B | Q |
| 1 | 1 | 0 |
| 1 | 0 | 0 |
| 0 | 1 | 0 |
| 0 | 0 | 1 |

NAND



$\overline{A \cdot B}$ or $\overline{A \wedge B}$

| Input 1 | Input 2 | Output |
|---------|---------|--------|
| A | B | Q |
| 1 | 1 | 0 |
| 1 | 0 | 1 |
| 0 | 1 | 1 |
| 0 | 0 | 1 |

XNOR



$\overline{A \oplus B}$

| Input 1 | Input 2 | Output |
|---------|---------|--------|
| A | B | Q |
| 1 | 1 | 1 |
| 1 | 0 | 0 |
| 0 | 1 | 0 |
| 0 | 0 | 1 |